Low Power QC-LDPC Decoder Based on Token Ring Architecture
نویسندگان
چکیده
منابع مشابه
Strategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture
We propose without loss of generality strategies to achieve a high-throughput FPGA-based architecture for a QCLDPC code based on a circulant-1 identity matrix construction. We present a novel representation of the parity-check matrix (PCM) providing a multi-fold throughput gain. Splitting of the node processing algorithm enables us to achieve pipelining of blocks and hence layers. By partitioni...
متن کاملHigh-throughput Fpga Qc-ldpc Decoder Architecture for 5g Wireless
OF THE THESIS High-Throughput FPGA QC-LDPC Decoder Architecture for 5G Wireless by Swapnil Mhaske Thesis Director: Professor Predrag Spasojevic Wireless data traffic is expected to increase by a 1000 fold by the year 2020 with more than 50 billion devices connected to these wireless networks with peak data rates upto 10 Gb/s . The next generation of wireless cellular technology (being collectiv...
متن کاملPractical Encoder and Decoder for Power Constrained QC-LDPC lattices
LDPC lattices were the first family of lattices that equipped with iterative decoding algorithms under which they perform very well in high dimensions. In this paper, we introduce quasi cyclic low density parity check (QC-LDPC) lattices as a special case of LDPC lattices with one binary QC-LDPC code as their underlying code. These lattices are obtained from Construction A of lattices providing ...
متن کاملLow Power IEEE 802.11n LDPC Decoder Hardware
In this paper, we present a low power hybrid low-density-parity-check (LDPC) decoder hardware implementing layered min-sum decoding algorithm for IEEE 802.11n Wireless LAN Standard. The LDPC decoder hardware, which has 27 check node datapaths and 24x162 variable node memory, is implemented in Verilog HDL and verified to work correctly in a Xilinx Virtex II FPGA. For 648 block length and 1/2 cod...
متن کاملA New Low-Costing QC-LDPC Decoder for FPGA
Based on the Generalized Distributive Law and the features of FPGAs, this paper proposes a new strategy for implementation of Low-Costing QC-LDPC Decoder on FPGA platform. We get this new strategy from the Generalized Distributive Law, which is proposed to describe the belief propagation on graphs. And using this new strategy a low-costing (2560, 1024) LDPC decoder is implemented on a Xilinx Vi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Energies
سال: 2020
ISSN: 1996-1073
DOI: 10.3390/en13236310